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The estimation of the junction temperature (Tj) is very important factor for improving the reliability 
and efficiency of the power electronic converters. A new electro-thermal (ET) model of low voltage power 
MOSFET is described in this paper. The electro-thermal model allows fast estimation of the junction tem-
perature, based on the transient thermal impedances (Zth) using the (RC) Foster thermal network model 
and total power losses. The parameters of the (RC) Foster thermal network model are extracted from the 
data provided by the manufacturer’s datasheet using particle swarm optimization (PSO) method. Moreo-
ver, a dc/dc Buck converter is also analyzed by simulation to evaluate the electro-thermal model. The simu-
lation results indicate a good agreement between the proposed model and manufacturer’s data. Finally, the 
electro-thermal (ET) model simulation using this (RC) Foster thermal network model shows a reasonable 
accuracy for estimating the junction temperature in a Dc/Dc buck converter. 
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1. INTRODUCTION 
 
The junction temperature (Tj) is one of the most im-
portant parameters that influence the performance and 
behavior of a Metal Oxide Semiconductor Field Effect 
Transistor (MOSFET).The accurate estimation of the 
junction temperature (Tj) is thus a key factor. There-
fore, a fast and precise transient thermal model based 
on the junction temperature dependence of the power 
loss is critical for proper thermal management of power 
devices. In the technical literature, the methods used to 
estimate the junction temperature (Tj) of power semi-
conductors devices are: The first approach is based on 
numerical methods. It is mainly based on the finite el-
ements method (FEM) that uses a detailed model of the 
device, and at the same time, it takes into consideration 
the material proprieties and layers [1, 2]. Providing the 
exact solution is the success key advantage of this 
method, nevertheless, it is characterized by its low com-
putation speed in case where different system compo-
nents with carious time scales are present. This results 
in a difficult evaluation of the junction temperature 
evolution in real duty cycle or operating condition. The 
second approach is based on analytical methods, which 
is achieved by solving analytical 1D or 2D heat condi-
tion diffusion equation. In this method, the estimation 
of the heat spreading effect might be obtained inaccu-
rately, involving a typical heat spreading angle of 45° 
[3, 4].The third approach, the most commonly used one,  
is the equivalent thermal network where circuit simula-
tors are used to estimate the instantaneous junction 
temperature [5]. As a result of representing the process 
by a heat transfer coefficient value, this method might 
not provide a good estimation of the heat convection 
from the cold plat to the coolant. In this paper an im-
proved electro-thermal (ET) model has been proposed 
for an accurate junction temperature (Tj) estimation in 
low voltage power MOSFET model. Particle swarm op-
timization (PSO) method is used to extract the parame-
ters needed for the construction of (RC) Foster thermal 
network model. The coupling of the Foster (RC) thermal 
network model and total power loss model is imple-
mented in PSpice circuit simulator. Further, dynamic 
study of the junction temperature (Tj) and the junction 
temperature fluctuation (∆Tj) is also performed by con-
sidering the influence of the fundamental frequency. 
Finally, to better illustrate the capability and attrac-
tiveness of the electro-thermal model in estimating the 
junction temperature (Tj), a Dc/Dc buck converter is 
used as a case study. 
 
2. ELECTRO-THERMAL SIMULATION  
 
The diagram of the electro-thermal (ET) simulation 
model of power MOSFET model is shown in Fig. 1. The 
total losses model (Ploss) of the MOSFET model are 
composed of the conduction losses (Pco) and switching 
losses (Psw).The total losses model is interfaced with 
the thermal model as shown in Fig. 1.The electrical 
loading of converter (current and voltage profiles, 
switching frequency (fsw) etc.) is first translated into 
power loss by the device total loss model. This power 
loss serves as an input of the transient thermal imped-
ance model (Zth-jc), which calculates the junction tem-
perature (Tj), which is then fed back to the total loss 
model so that the junction temperature dependency of 
power losses. 
 
2.1. Electrical MOSFET Simulation 
 
The power MOSFET model has been electrically 
modelled with a PSpice Level 3 model, using datasheet 
extracted parameters of the [6]. The proposed model is 
validated with manufacturer’s datasheet for the static 
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characteristics. Fig. 2 illustrates the simulated and the 
datasheet by the manufacturer from transfer charac-
teristics at different temperatures (– 55 °C, 25 °C and 
125 °C). From the figure, we can see that these compar-
isons demonstrate good agreement. Moreover, the va-
lidity of the model from I-V characteristics is verified 
for different gate voltages at the same temperature. It 
can be observed from Fig. 3 that the model shows a 
good agreement at different gate drive voltages. 
 
 
 
Fig. 1 – The diagram of the electro-thermal (ET) simulation 
 
 
 
Fig. 2 – Transfer characteristics comparison between the simu-
lation results and datasheet at different temperatures [7] 
 
 
 
Fig. 3 – I-V output characteristics comparison between the 
simulation results and datasheet for various Vgs values at T 
25 °C [7] 
 
2.2. Thermal Model and Extraction Parameters 
 
The transient thermal behavior of an Metal Oxide 
Semiconductor Field Effect Transistor (MOSFET) mod-
el is characterized by a transient thermal impedance 
Zth-jc(t) between the junction and case temperature, can 
be written as: 
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where Tj(t) is the junction temperature, Tc(t)  the case 
temperature and Pd is the average dissipated power. In 
order to describe the thermal transient impedance with 
the required precision, there are two common types of (RC) 
network models namely, the Foster and Cauer models 
[8, 9]. These models provide excellent accuracy over a 
wide dynamic range, without simulation times or model 
complexity. A Foster network is constructed using ther-
mal resistance and thermal capacitance parameters from 
the device datasheet and the parameters do not have 
physical meanings. In thermal modeling, the Foster RC 
network is preferred even though it is purely mathemati-
cal. The Foster RC network can only predict the junction 
temperature instead of the temperature distribution. In 
order to improve the Foster thermal networks based mod-
els, algorithms are developed for the conversion of Foster 
networks to an equivalent Cauer type thermal network 
with the same pair number of RC lumps [10-12]. The Cau-
er network relates better to the real physical thermal sys-
tem because each node represents a real temperature and 
can be used to describe the temperature distribution in-
side the packaging [13]. When using the Foster network, 
the transient thermal impedance curve can be fitted into a 
series consisting of a finite number of exponential terms 
as given in (2). 
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The transfer function of (RC) thermal network is ob-
tained by applying the Laplace transform: 
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In order to extract another (RC) network parame-
ters of the Cauer model, it is necessary to change Eq. 
(4) as follows (by the following expression) [14, 15]: 
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A Cauer thermal network model is based on object’s 
properties and geometry. As with the electrical parame-
ters, the thermal resistance and thermal capacitance are 
related to the pressure specific heat capacity and thermal 
conductivity respectively. Thermal resistance Ri and 
Thermal capacitance Ci are given by: 
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R
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where d is the material thickness, A is the cross-
sectional area, k is the thermal conductivity,  is the 
density, and c is the pressure specific heat capacity. In 
the present work, the 4rd order thermal equivalent re-
sistance-capacitance (RC) Foster model pair parameters 
are extracted by fitting the step response equation giv-
en in (2) to the Zth curves. The (PSO) curve fitting al-
gorithm is used for this purpose. The Ri and τi parame-
ters are determined (2) using particle swarm optimiza-
tion (PSO) method with set population size as 10; iner-
tia weight as between 0.5 and 1; and acceleration fac-
tors (c1 and c2): 2 to 2.05 with a maximum iteration set 
to 1000. In order to estimate the thermal impedance 
curve provided in the device datasheet according to Fig. 
4. It is worth noticing that four parameters are suffi-
ciently enough for a good estimation of the Foster Net-
work. The parameters of the Foster equivalent circuits 
are extracted. They are listed in Table 1. An excellent 
correlation can be observed between the RC estimated 
model and the datasheet. The curve clearly shows that 
the error between the proposed method and the manu-
facturer’s data does not exceed 1 % which means that 
the model is accurate. 
The extracted parameters of the Foster model and 
the transformed parameters of the Cauer model are 
listed in Table 1. 
 
Table 1 – RC parameters of the Foster and equivalent Cauer 
network model 
 
 
 
 
Fig. 4 – Comparison between the transient thermal imped-
ances estimated from PSO method and datasheet model 
 
 
 
Fig. 5 – Transient thermal impedance under different ambi-
ent temperatures 
 
As shown in Fig. 5, for the times less than 0.01s, the 
differences between the curves is negligible but at 
higher time instants, the thermal impedances between 
junction and case Zthjc will be changed relatively and 
the difference in steady-state conditions is about 2 % 
between the highest and the lowest thermal impedanc-
es. The main reason originates from the dependency of 
materials thermal conductivity to temperature. 
 
3. (ET) SIMULATION OF A DC/DC BUCK CON-
VERTER 
 
To provide a realistic power loss waveform for junc-
tion temperature evaluation, a Dc/Dc buck converter is 
constructed in the PSpice software environment, using 
the electro-thermal model, as shown in Fig. 6. The buck 
converter circuit, used during the simulation, has been 
designed to operate at the Switching frequency of 
10 kHz with 9 V input voltage, duty ratio D  50 %, the 
inductance L  50 H, the output capacitance 
C  50 F, and the electrical resistance R  4 Ohm. The 
power loss profile and the corresponding junction tem-
perature variations during the first 500 s of simula-
tion time are shown in Fig. 7 and 8. 
 
 
 
Fig. 6 – Coupled electro-thermal simulation for a Dc/Dc buck 
converter 
 
The dynamic behavior of the junction temperature 
(Tj) and the corresponding power loss profile based on 
the proposed electro-thermal model are shown in Fig. 7 
and 8. It can be observed that the junction temperature 
is proportionate to the power loss oscillates at the fun-
damental frequency, the maximum junction tempera-
ture Tjmax  150 °C and the junction temperature fluc-
tuates ∆Tj from 143 ºC to 150 ºC. The abrupt rise of the 
junction temperature (Tj) at the very beginning and the 
Foster Model 
N° ( / W)iR C  ( )i s  
1 235.2314 10 – 6 76.3912 10 – 6 
2 812.3754 10 – 3 1.7798 10 – 3 
3 1.2408 17.5243 10 – 3 
4 1.1465 6.8955 10 – 3 
Cauer Model 
N° ( / W)iR C  ( / )iC J C  
1 154.2246 10 – 3 375.7561 10 – 6 
2 782.2635 10 – 3 587.3216 10 – 6 
3 1.1896 5.3214 10 – 3 
4 1.0738 934.2516 10 – 6 
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junction temperature fluctuations (∆Tj) during the 
whole simulation are mainly caused by the small ther-
mal time constant of the MOSFET. 
 
 
 
Fig. 7 – The power dissipated in the MOSFET 
 
 
 
Fig. 8 – The MOSFET junction temperature estimates 
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(b) 
Fig. 9 – Junction temperature waveforms for f0  50 Hz (a) 
and f0  5 Hz (b) 
 
In Fig. 9, is shown the comparison of the junction 
temperature (Tj) waveforms of the MOSFET for differ-
ent fundamental frequencies (f0) (50 Hz, 5 Hz). It can 
be seen that with the decrease of the fundamental fre-
quency, the amplitude of the temperature fluctuation 
becomes larger. 
 
4. CONCLUSION 
 
This paper proposed a junction temperature (Tj) es-
timation method for low voltage power MOSFET model 
in Dc/Dc buck converter through coupling the transient 
thermal impedance (Zth) and power loss model. The 
electro-thermal (ET) model procedure is discussed and 
the comparisons between simulations results and those 
provided by the manufacturer’s datasheet for the static, 
dynamic and thermal characteristics behaviors to vali-
date the proposed model are presented. Particle swarm 
optimization (PSO) method has been used to estimate 
the parameters for the construction of (RC) Foster 
thermal network model. To better illustrate the capa-
bility and attractiveness of the (ET) model in estimat-
ing the (Tj), the proposed (ET) model is applied to a 
Dc/Dc buck converter. Finally, form the simulation re-
sults it can be concluded that this model is capable to 
accurately estimate the (Tj) and ameliorate the system 
design in order to lowering the maximum (Tj) and to 
rise the reliability of the system. 
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